

## LESSON PLAN

<b>Department: CSE</b>		<b>Semester: 3<sup>rd</sup> , Name of Faculty : MANAS RANJAN PATTI</b>
<b>Subject: Digital Electronics (DE)</b>	<b>No. of days/ week Class allotted: 4</b>	<b>Effective From Date: 01.07.2024</b>
		<b>No. of Week- 15</b>
		<b>Topic to be Covered:</b>
<b>Week</b>	<b>Class Day</b>	<b>Theory</b>
<b>1st</b>	<b>1st</b>	<b>UNIT 1: BASICS OF DIGITAL ELECTRONICS</b>
	<b>2nd</b>	<b>1.1. Number System-Binary, Octal, Decimal,</b>
	<b>3rd</b>	Hexadecimal - Conversion from one system to another number system.
	<b>4th</b>	<b>1.2 Arithmetic Operation-Addition, Subtraction, Multiplication, Division,</b>
<b>2<sup>nd</sup></b>	<b>1st</b>	1"s & 2"s complement of Binary numbers& Subtraction using complements method.
	<b>2nd</b>	<b>1.3 Digital Code &amp; its application &amp; distinguish between weighted &amp; non-weight Code,</b>
	<b>3rd</b>	Binary codes, excess-3 and Gray codes.
	<b>4th</b>	<b>1.4 Logic gates: AND,OR,NOT,NAND,NOR, Exclusive-OR, Exclusive-NOR—Symbol,</b>
<b>3<sup>rd</sup></b>	<b>1st</b>	Function, expression, truth table & timing diagram
	<b>2nd</b>	<b>1.5 Universal Gates&amp; its Realization</b>
	<b>3rd</b>	<b>1.6 Boolean algebra, Boolean expressions, Demorgan"s Theorems.</b>
	<b>4th</b>	<b>1.7 Represent Logic Expression: SOP &amp; POS forms</b>
<b>4<sup>th</sup></b>	<b>1st</b>	<b>1.8 Karnaugh map (3 &amp; 4 Variables)&amp;Minimization of logical expressions, don"t care conditions</b>
	<b>2nd</b>	<b>1. Doubt Clearing class 2. Quiz test 3. Assignment</b>
	<b>3rd</b>	<b>UNIT-2: COMBINATIONAL LOGIC CIRCUITS</b>
	<b>4th</b>	<b>2.1 Half adder, Full adder,</b>
<b>5<sup>th</sup></b>	<b>1st</b>	Half Subtractor, Full Subtractor,
	<b>2nd</b>	Serial and Parallel Binary 4 bit adder.
	<b>3rd</b>	<b>2.2 Multiplexer (4:1),</b>
	<b>4th</b>	De- multiplexer (1:4), Decoder, Encoder,
<b>6<sup>th</sup></b>	<b>1st</b>	Digital comparator (3 Bit)
	<b>2nd</b>	<b>2.3 Seven segment Decoder (Definition, relevance, gate level of circuit Logic circuit, truth table, Applications of above).</b>
	<b>3rd</b>	<b>1. Doubt Clearing class 2. Quiz test 3. Assignment</b>
	<b>4th</b>	<b>UNIT-3: SEQUENTIAL LOGIC CIRCUITS</b>
<b>7<sup>th</sup></b>	<b>1st</b>	<b>3.1 Principle of flip-flops operation, its Types,</b>
	<b>2nd</b>	<b>3.2 SR Flip Flop using NAND,NOR Latch (un clocked)</b>
	<b>3rd</b>	<b>3.3 C l o c k e d SR,D,JK,T,JK Master Slave flip-flops-Symbol,</b>
	<b>4th</b>	logic Circuit, truth table and applications

8 <sup>th</sup>	1st	<b>3.4 Concept of Racing and how it can be avoided.</b>
	2nd	<b>1. Doubt Clearing class</b> <b>2. Quiz test</b> <b>3. Assignment</b>
	3rd	<b>UNIT-4: REGISTERS, MEMORIES &amp; PLD</b>
	4th	<b>4.1 Shift Registers-Serial in Serial -out, Serial- in Parallel-out,</b> <b>1st</b> Parallel in serial out and Parallel in parallel out
9 <sup>th</sup>	2nd	<b>4.2 Universal shift registers-Applications.</b>
	3rd	<b>4.3 Types of Counter &amp; applications</b>
	4th	<b>4.4 Binary counter, Asynchronous ripple counter (UP &amp; DOWN),</b> <b>1st</b> Decade counter. Synchronous counter, Ring Counter.
	2nd	<b>4.5 Concept of memories-RAM, ROM,</b> <b>3rd</b> static RAM, dynamic RAM, PS RAM
10 <sup>th</sup>	4th	<b>4.6 Basic concept of PLD &amp; applications</b>
	1st	<b>1. Doubt Clearing class</b> <b>2. Quiz test</b> <b>3. Assignment</b>
	2nd	<b>UNIT-5: A/D AND D/A CONVERTERS</b>
	3rd	5.1 Necessity of A/D and D/A converters.
11 <sup>th</sup>	4th	<b>5.2 D/A conversion using weighted resistors methods.</b>
	1st	<b>5.3 D/A conversion using R-2R ladder (Weighted resistors) network.</b>
	2nd	<b>5.4 A/D conversion using counter method.</b>
	3rd	<b>5.5 A/D conversion using Successive approximate method</b>
12 <sup>th</sup>	4th	<b>1. Doubt Clearing class</b> <b>2. Quiz test</b> <b>3. Assignment</b>
	1st	<b>Unit-6: LOGIC FAMILIES</b>
	2nd	<b>6.1 Various logic families &amp; categories according to the IC fabrication process</b>
	3rd	<b>6.2 Characteristics of Digital ICs- Propagation Delay, fan-out, fan-in, Power Dissipation,</b>
13 <sup>th</sup>	1st	Noise Margin ,Power Supply requirement & Speed with Reference to logic families.
	2nd	<b>6.3 Features, circuit operation &amp; various applications of TTL(NAND),</b>
	3rd	<b>CMOS (NAND &amp; NOR)</b>
	4th	<b>1. Doubt Clearing class</b> <b>2. Quiz test</b> <b>3. Assignment</b>
14 <sup>th</sup>	1st	<b>Revision</b>
	2nd	<b>Revision</b>
	3rd	<b>Previous Year Question Discussions</b>
	4th	<b>Previous Year Question Discussions</b>
15 <sup>th</sup>		

Signature of Faculty

HOD  
Senior Lecture, CSE  
Govt. Polytechnic,  
Kandhamal